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ABSTRACT 
The increasing complexity . of integrated circuits and of denser packaging 
technologies, has made it ever more difficult to test these circuits after they have been 
assembled on printed circ~uit boards. The circuit ·board designers in the industry decided to 
resolve the issue by forming groups to develop a standard in order to improve the testability 
~ 
of the integrated circuits. This prompted the formation of the Joint Test Action Group 
(JTAG) and of the IEEE working group P1149.I.1 These groups have since developed a 
' . 
framework for standardized testability of integi:Jl_ted circuits for board level testing, which 
has became IEEE standard P 1149 .1. 
The author followed the IEEE standard, and designed a general framework that can 
be easily implemented into integrated circuits. The design of the framework is documented 
in this paper. It describes the circuit design and the design methodology that the author 
used. The performance and fault coverage of the design are described. This design has 
passed the standard conformance test, TAPDANCE, developed at AT&T Bell 
Laboratories. 2 
/ 
1 
... 
L· INTRODUCTION 
The increasing density and complexity of digital integrated circuits have made 
testing of printed circuit boards as well as of integrated circuits· increasingly difficult. The 
cost of performing functional tests of chips is increasing rapidly, due· to the fact that the 
ratio between the number of devices on a chip to the number of input/output (1/0) pads is 
rising~ and the fact that the automatic test equipment has become very expensive. It seems 
that the o·nly method that can be used to reduce testing cost is to include test logic on each 
chip to facilitate testing. 
.,. 
The most direct way to improve the testability of integrated circuits is to introduce 
test points. Test points are additional circuit inputs and outputs which have been add~ 
. ' \ 
during the design and are used only during the test phase. A major problem with 
incorporating test points in integrated circuit is the limited number of available pins. Thus, 
the cost associated with test points in integrated circuits seems significant ~cause of the 
extra pin overhead. However, for printed circuit boards, the cost of adding test points is 
of ten well justified. 
There are two concepts associated with testability: controllability and 
' 
observability. Controllability refers to the ease of producing a specific internal ~ignal value 
by applying signals to the circuits inputs. Observability refers to the ease with which the 
state of internal signals can be determined at the circuit outputs.3 N~rous techniqu.es 
2 
fl 
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• 
that can be used to improve controllability and ob~rvability of integrate.d circuit have been . 
proposed. The scan path.structure is the basis to these techniques. The scan path technique 
' 
is;used to achieve total or near total controllability and observability in sequential circuits.3 
In the scan path approach, the flip flops and/or latches are. designed to be able to operate in · 
either parallel load or serial shift mode. In the, normal mode of operation the flip flops and 
latches are configured for parallel load. For test purposes the flip flops are switched to a 
serial shift mode. A scan path consists of placing a multiplexer just ahead of each flip flop 
. ·11 ed . p· J • 1 1s 1 ustrat 1n 1gure . ,, 
Data I Data 2 Data.\' 
Scan in I 
' . 
' ' ' . • 
' ' ' 
MUX MUX 
-
Select ' ' MUX 
' 
' ' 
••• 
' ' 
Register Registe,r Register 
Scan out 
Out 1 Out:? Out.\' 
Figure 1. Scan Path3 
There are many ways the scan path design for testability structure can be 
implemented. The first description of such a sbfUcture was published by M. J. Y. 
Williams. 4 The scan path consists of D type flip flops with multiplexed data inputs. 
Depending on the control of the multiplexer, the data input can be either from 
combinational test logic or from the output· of previous scan path. · A diagram of a 
. ~<: .. 
3 
1 . ! .,, 
,, 
multiplexed data flip flop scan-path architecture is shown in Figure 2. Another tec;hnique 
is IBM's LSSD (Level Sensitive Scan Design). 5 The general structure of·LSSD is basically 
a double latch design for a two-phase latch machine (with the ·frrst la~ch being a two port 
latch). The latches are interconnected in a.scan path structure. A general structure of a . ' 
circuit using a LSSD design is shown in Figure 3. Besides being used in the internal scan 
path, the LSSD type design can be used for an external scan path. A· pair of scan path 
. 
latches are introduced for each 1/0 bonding pad. A general structure of a circuit using scan 
latches on input pins and output pins is shown in Figure 4 . . 
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Implementing the aforementioned testability methods. onto., the integrated· cireuits 
can definitely improve testability of the.circuits. However, testingof thecompleted,printed 
circuit board can still be extremely difficult. Chips from different manufacturers can reside 
on the same printed circuit board, and different designers or companies prefer different 
methods of implementing testability circuits in their integrated circuits. Because of the 
. problems mentioned above, there is in the' industry rising interest in a unified hierarchical 
test architecture. The interests and needs for such a test architecture is such that a common 
design-for-testability method should be defined.7 
The effort of investigating possible solutions to solve the problem of board level 
testing was started in Philips, Netherlands. The conclusion from this effort was that a real 
~ breakthrough in test methodology can only be realized0 by international cooperation. 
Several companies in Europe were approached. The companies are British Telecom, 
Plessey, Siemens, Thomson CSF, r1·1· Europe, Ericsson, Nixdorf, GEC and Electronik I 
Centralen. The Joint European Test Action Group (JET AG) of Europe was then formed in 
- "'-~-·. ; 
1985. This group was later expanded to include members from North America, and 
;, 
renamed the Joint Test Action Oro.up (JTAG) in 1986. For two years, the JTAG technical 
., 
committee developed numerous proposals for a standardized form of boundary-scan 
architecture. In 1988, the last of these proposals -JTAG version 2.0 - became the technical 
.I,• 
basis of this IEEE Standard. The IT AG subcommittee became the core of the IEEE 
working group Pl 149.1 and developed the IEEE Standard Test Access Port and Boundary- . 
Scan Architecture. 1 The final version of this standard w~ adopted. in February, 1990. ,c 
6. 
··, 
. I 
-
, The standard. defines test logic which can be ·included 'in an integrated circuit to 
provide standardized approaches to: 
( 1) testing the interconnections between integrated circuits once they have been 
assembled onto a printed circuit board or other substrate; 
(2) testing the integrated circuit itself; and 
,, ........ 
(3) observing or modifying circuit activity during the component's normal 
operation. 1 
1 The IEEE Standard is very well documented. The chapters are basically separated 
'by major functional blocks of the test logic. Each chapter describes the functionality of a 
f_J\ : block and specifies the significance of that block. The descriptions are usually very 
detailed. However, there are too few circuit diagrams to support the text, which makes it 
difficult for someone to visualize the circuit and its operation. The author decided to 
implement this IEEE test logic standard, using AT&T's application specific IC (ASIC) 
design approach and software tools, with AT&T' s standard cell design as the target 
technology. 
The IEEE standard is defined such that there is minimum pin overhead for testable 
. 
a circuits. The test logic of a testable circuit is accessed through a Test Access Port (TAP). • f 
The Test Access Port consists of a minimum of 3 input pins (the fourth one is optional) and 
1 output pin. These ports provide control signals to manipulate the testing of the integrated 
.circuit. The Boundary-Scan Architecture allows the inputs-,and·outputs of the integrated 
circuit to be accessed from outside the integrated circuit. The inclusion of these extra 
. ., 
.7 
I 
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J 
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circuits }s to have a minimum impact on th/01 anal operation of the integrated circuit. 
With only 4 (or 5) extra pins and some area penalty, the controllability and observability of 
the integrated circuit can be improved tremendously. It is usual for integftlted circuits from ·· 
several different manufacturers to reside on the ·same board. Abiding to the standard will 
ensure that each integrated circuit can be incorporated successfully into the board-level 
design-for-testability scheme. · 
In this thesis, an implementation of the IEEE JT AG standard is presented. The 
. ' IEEE standard defines both the mandatory and optional dedicated test logic functions. The 
author did not have any specific circuits in mind while designing this framework, and hence 
the design includes most of the optional functions defined in ~.e standard. The optional 
functions that the author did not implemented are: USERCODE function and the power up 
, 
/ 
,:;·•' 
circuit The details of the design are all described in the following chapters~. 
The author has made sure that the design conforms to the standard by using test 
• vectors generated from an AT&T software program called,.TAPDANCE.2 TAPDANCE 
generates test sequences that can be used for detecting design faults for confom1ance to the 
standard. The logic of the 16 state test access port controller is designed by using the Finite 
State Machine (FSM)8 tool contained in Functional Design System (FDS)9 tool. The 
. 
~I 
schematic of the design is entered using SCHEMA.9 The logic simulation~e' timing 
.. 
\./ 
r· 
simulation of the circuit is verified using MOT1S.10,ll The fault coverage is determined 
by using the Fault Simulator (FS1M)12 tool in MOTIS . 
. ··l 8 
\ 
. 
. In Chapter 11,· the basic.description of JTAG/IEEE Standard~s discussed. Chapter 
m describes the circuit imp~ementation of the design. The design methodolog>,1 that the 
author used and tlie test access port controller that was used to control the testing sequences 
is described in Chapter m. The implementation of the Instruction Register (part of the 
~ontrol for testing), the definition of the instructions, the Boundary-Scan implementation 
of the input, output and control circuits and the selection of the ·output signals to the test 
access output port are also described in Chapter ill. In Chapter IV, the verification of th·e 
design is discussed. This includes both the functional and timing verifications. The fault 
simulatiQQ result of the design is also presented. Finally, the discussion and conclusion of 
this paper is presented. 
. ' 
9 
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. IL DISCUSSION OF· JT AG/IEEE-STANDARD 
In this chapter, an overview of the IEEE standard is discussed. The JT AG Test 
Logic Architecture is shown in.Figure 5. There are fourinput pins (one of them is optional) 
and one output pin. Theses pins must be included in order to implement the test logic. 
Other circuits that must also be included are the Controller, Instruction Register, Instruction 
... ,,, 
Decoder, Test Data Registers and Output enable circuits. These circuits are all dedicated 
to the testing functions. Therefore, each integrated circuit which incorporates test features 
compatible with the IEEE standard must include these functions in the design. The general 
• scheme is to minimize the number of additional pins required for testability. This requires 
. 
that the test inputs and outputs occur in serial f onn. 
-The input and output pins of the test logic are all dedicated test access ports. It 
means that they can not share functionality with any of the system or chip input/output pins. 
The Test Access Pon (TAP) consists of a minimum of 4 dedicated pins: Test Clock (TCK), . ~ 
Test Mode Select (TMS), Test Data Input (!DI) and Test Data Output (1DO). The optional 
pin is the Test Reset Pin (TRSTN, TRST active low). The test clock TCK is a broadcast 
signal that applies to all of the integrated circuits on the same board. It is used to make sure 
c--.:'·- . ~· 
that all the test features in the integrated circuits are operated at the. same frequency and 
phase, to achieve synchronized board test operations. The test mode select TMS is also a 
broadcast signal that is used tq control the t~st operation. It is sampled on the ri~ing edge 
of test clock TCK. The test data input pin 1DI provides input data to the scan path, and it 
10 
.Li 
. ·~. 
v, 
is also sann,led on the rising edge of test clock TCK. The serial output data of the scan path 
is output through the test data output pin lDO, and is sampled on the falling edge of TCK. 
The optional pin is the Test Reset Pin TRSTN. It asynchronously resets the test logic when 
a logic low is applied. If the Device Identification Register is present in the circuit, the test 
reset signal TRSTN causes the register to be connected between test data input 1DI and test 
data output IDO. Otherwise, the Bypass Register is selected to be connected between lDI 
and TOO. If test reset TRSTN pin is not included, a power up reset circuit can be designed 
to accomplish the same task. The IEEE standard specifies that the test mode select TMS, 
the test data input TOI and the test reset TRSTN pins should all contain a pull-up resistor. 
This resets the test logic if no input is applied. 
m1 
TR8T 
JTAG 'lest Logic Architecture 
lnatructian cleeoder 
---+-I lnltruction Reg. 
Ree1t 
ClecklR 
ShiftlR 
• ,...___ Upda&elR Select 
--~a,r---------1--------..r 
cr--------t------~---.J 0 
CJ 
Figure 5. The IT AG Test Logic Architecture 
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r 
The Test Access Port Controller is a 16 state fll1ite .state machine that controls the 
operation of the test logic. It is a dedicated feature that must be implemented in order for 
the test logic to be compatib!e with the standard. The Instruction Register which is also a 
,, 
dedicated test logic consists of shift-register stages. Generu}y, the standard specifies 3 
instructions that must be supported. The number of shift-register in the Instruction Register 
depends on the number of instructions that are needed. For example, if 8 instructions are 
needed, then a 3-stage shift-register is required (23 = 8). If the number of instructions is not 
exactly 2x (x = an integer), then the next larger integer is used. The unused instructions are 
then defaulted to the instruction that selects the Bypass Register. 
The Test Data Register consists of the Bypass Register, the Device Identification 
Register, the Boundary-Scan Register and the self test circuits (if any). The Bypass 
Register and the Boundary Scan Register are mandatory test logic. Both the Instruction and 
Test Data Registers must be parallel shift-register based paths with common inputs tied to 
test data input TOI and common outputs tied to test data output TOO. The test access port 
controller selects the register that connects between test data input TOI and test data output 
TOO. Therefore, at any one time, only one of the registers is connected between TOI and 
TOO. Since there are only one test data input TOI and one test data output TOO, all the 
data are communicated in a serial f 01,mat 
' 
The Bypass Register consists of one shift regis~r. When perfo11ning board level 
• '.,t .. 
testing, if one particular inte~ated circuit on the board is not r~uired to be included on the 
path for testing, then the Bypass Register is selected. 
12 J 
. . 
) 
The Device Identification ·Register is a 32 ·stage shift register. The shift register is_ 
·used to store a 32. bit vendor-defmed- identification code. It can be used to identify the 
,• 
manufacturers of different integrated circuits on the board The Device Identification 
Register is an optional register. Depending on the manufacturer's choice, it does not have 
to be implemented. 
The Boundary-Scan -Register has boundary-scan cell on all tile input and output 
connections of the integrated circuit. A general boundary-scan cell is illustrated in Figure 
6. 
Mode 
Signal in 
ShiFt/Loed• 
--
... 
... 
... 
-
-
.. ~ 
, Seen In 
1Gl i 
T 
1 
Seen out 
.. ~ 
'G 1 c; 
r 
1 
r 
10 10 
-
~ C 1 ~ Cl 
4 ~ 4 ~ 
Clock Clock A 8 
Figure 6. A Boundary-Scan Cell 1 
·, 
,.I 
C.:.-~~ 
--~ 
.. 
Signal 
out 
Depending on the "MODE" signal, the "Signal In" (which can be either an input pin 
or a signal from the chip logic to the output pin) can go directly to "Signal Out". (which can 
. 
.. 
be either an output pin or a signal from- the input pin to the chip logic) or load into the scan, 
· shift register. During normal operation, "Signal In" goes directly to "Signal Outt'. The 
13 
'1 
\ 
,· 
boundary scan cell of each pin is connected in a chain around the border of the chip. The 
"Scan In" of the current boundary scan cell receives input from the "Scan Out" signal of the 
previous boundary scan cell. The "Scan Out" signal of the current boundary scan cell goes 
to the "Scan In" Signal of the next boundary-scan cell. The first boundary scan cell in the 
·, chain on the integrated circuit is connected to the test data input pin TOI of the integrated 
circuit and the last boundary scan cell is connected to the test data output pin TDO of the 
integrated circuit. The same method is applied in the higher hierarchy level, the test data 
input pin TDI of the first integrated circuit on the scan path is connected to the TDI of the 
board and the test data output pin TDO of the last integrated circuit on the scan path is 
connected to the TDO of the board. An example of a boundary scannable board design is 
shown in Figure 7. 
Boundory-scon cell 
Serio! test interconnect 
TDI ........... _ ..... _ 
Serio! 
do to in 
,Do ..._.. ______ _ 
Ser1ol 
doto out 
Systa~ interconnect 
Figure 7. A Boundary Scannable Board Design 1 
14 
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. All the inpu~ output, tri-state output and bidirectional pins.are required to include 
boundary scan cells in order to be compatible to the standard The controls for the tri-sta~ 
output and bidirectional pins are required to jnclude boundary scan cell. However, one 
control ·enable boundary scan cell can be used to drive more than one of the tri-state output ,, 
or bidirectional pins. 
The self test circuits can be included as one of the Test Data registers. Linear 
Feedback Shift Registers (LFSR) can be used to generated pseudorandom numbers to the 
integrated circuit and hence self testing of the chip is possible. The input pins can be 
connected to fo11n a LFSR. The outputs can then ~onnected together to fo1m a Multiple j 
In·put Shift Register (MISR) for a signature analysis. 
As mentioned before, either the Instruction Register or one of the Test Data 
_ Registers can be connected between test data input pin TOI and test data output pin TOO. 
The signal that controls this operation is decoded from the test access port controller states. 
The test data output pin TDO is only enabled during two of the controller states, the 
instruction register data shift state and the test data register data shift state: 
A typical sequence of the& operation of the test logic is as follows. The test access 
port controller selects the Instruction, Register through the controls of test mcxle select TMS 
and test clock TCK. The Instruction Register is then the only register that is connected ,, 
between the test data input pin TOI and test data output pin TDO. The input data through 
the test data input pin" TDI controls the sel~tion of the instructions. Once.the data is loaded 
into the shift-register stage of the Instruction Register, it is shil\ed toward test ·data output 
15 
i. 
·1 . 
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'>--- _--l 
pin 1D9 on each· rising edge of test clock TCK; the instruction is then updated on the -
falling edge- of TCI( The three processes mentioned above are all controlled by the test_. 
access port controller states. The instruction does not change until the ~ext time the 
Instruction Register is selected. The instruction then selects one of the Test Data Registers. 
Now the selected Test Data Register is the only register that is connected between the test 
data input pin TOI and test data output-pin 1DO. The data is transmitted to the Test Data 
Register through the test data input pin TOI. The data is shifted and updated the same way 
as in the case for the Instruction Register. Again, these processes are controlled by the test 
access port controller States. Because the controller can only choose either the Instruction 
Register or the Test Data Register at any one time, therefore the movement of the data in 
one register does not have any effect on the other. 
In summary, because ~f the inclusion of the boundary scan cells at the input and 
output, testing_ of the interconnections between integrated circuits on the board becomes 
possible. Since the IEEE Standard is an industry standard, this I EF.E testing scheme applies 
regardless of who the manufacturer is. With only four (or five) extra overhead pips and 
some area penalty, the testability of the board can be improved tremendously. 
16 
Qt 
m .. IMPLEMENTATION 
A. Design Methodology 
The ASIC implementation of this circuit was done using ·AT&T's 0.9 micron CMOS 
/ Standard Cell library. Besides having extensive cell libraries, AT&T also has· a fully 
integrated CAD environment The output from any CAD tool is in the proper fo1m required 
for the input to the next tool in the design cycle. The design flow for this framework circuit, 
with names of the CAD tools in brackets, is illustrated in Figure 8. 
IEEE Standard 
'I , 
logic design(FDS) 
schematic entry(SCHEMA) 
'~ ..----
"i logic simulation(MOTIS) .,....__ 
vector(T APDANCE: ., timing simulation(MOTIS) ": 
; fault simulation(MOTIS) 
~: ," 
Figure 8. The Design ·Flow ' .. ~ 
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' / Results 
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.. \ 
Most . of the test logic, such as the Instruction -Register, Bypass Register, 
..... 
. 
·-· Identification Register and the Test Data Registers, can be designed without any CAD 
tools. · However, the implementation of the 16 state test access port controller can be 
challenging without a finite state machine logic synthesizer. The 16 state finite state 
machine in this thesis was designed using the FDS9 (functional Design· S)'Stem) tool. This 
is a logic-synthesis system that generates the netlist of designs in tt~ 111s of the standard cells 
I 
I 
available in current CMOS technologies. The primitives can be functional circuits such as 
a finite-state machine, a combinational logic circuit, or standard MSI circuits ·such as an 
adder, counter, decoder, multiplexer, parity generator and universal register. In the case of 
the generation of the finite state machine function, a tool called FSM8 is invoked within the 
FDS tool. The inputs to the FSM tool are the state assignment (or assignments) of each 
state and the interactions between states. The inputs are represented in either a textual or 
graphical specification of a state transition diagiam. However, the graphical specification 
can be accessed more conveniently through SCHEMA9, a graphics editor. An example of 
a graphical specification is shown in Figure 1, Appendix A. The design flow of the FSM 
Synthesizer is shown in Figure 9. 
The synthesis of a finite state machin.e involves a series of transf0111,ations which 
include graphical capture, logic. synthesis, and physical implementation. The portion 
enclosed by the dashed box in figure 9 represents the transfo1,nations involved in logic 
synthesis. The lo~ minimization is done by using either _,a two-level logic minimizer 
· FAC2 and a multi-level logic minimizer MIS/PAGON.13 However, from past expcri.~ 
18 
. 
. 
· these logic optimi7a5 often do not generate circuits of high complexity m- a minimum· · 
implementation. Therefo1e, further human modification of the circuit is usually necessary. 
The outcome of the FSM tool can be represented either as a sche111atic. diagn,111 or as a 
netlist. 
... 
Graphical Capture 
,. 
__________ ., ti,~---------- ... I 
Boolean co Cube 
Translation 
State Assignment 
Logic Minimi1aiion 
------------! ·----49·------
I 
Pbysieal lmplemeaiaiioD (Polycell, PLA. PAL) 
, 
I 
I 
I 
I 
I 
Figure 9. Design Flow of a Finite State Machine Synthesizer9 
AT&T has a general purpose schematic-capture tool, SCHEMA, that is used for 
creating and editing schematic diagram. The SCHEMA tool realizes the function of the 
circuits by connecting the external view of standard cell gates. The exteinal view is a logic 
symbol with input and output names labelled. Sine~ a large part of the frameworlc: design 
does not require elaborate tools for the implementation of the designs, these were done with 
pen and paper and were then entered into the SCHMEA tool. The output from SCHEMA - -\ 
is- in a format that will be accepted by the next tool in the design flow. This can be either a 
netlist or transistor-level descriptions. 
19 
' . 
· The ~ext tool on the design flow is the MOTislO,ll (AN MOS TIMING . 
SIMULATION) tool. MOTIS provides logic, timing and fault analysis for complete chip. 
The input to MOTIS can be either a netlist, an ADYICE circuit description, or a C-language 
description of th~ circuit. ADVICE 14 is AT&T' s version of a SPICE circuit simulator. The 
design flow of the MOTIS simulator is shown in Figure 10. 
netlist 
Compiler 
GSIM/FSIM 
Simulator 
Figure 10. The design flow of the MOTIS Simulator 
GSIM is a version of MOTIS which provides both logic and timing verifications. 
There are basically four modes of simulation: unit delay, tnultiple delay, fast timing and ..... , ... 
full timing. A comparison of tlte simulation accuracy and simulation speed of a transistor 
level circuit description simulated via MOTIS and ADVICE are summarized in Table 1. 
The timing accuracy of the simulation increases as the mode of simulation changes. 
· 'However, the required CPU time increases drastically. Usually,. logic verification is done 
. in unit delay simulation and timing verification is done in full timing simulation. . The 
20 
accurac·y of the full timing simulation is within 5% of the ADVICE14-simulation. The CPU 
. · time needed used for full timing simulation is significantly less ·than that of required for a 
full ADVICE simulation. 
FSIM 12 is the MOTIS fault simulator which provides fault analysis. The fault 
simulation is usually done in the unit delay mode. The inputs to both simulators are the test 
vectors. The simulators generate outputs and the outputs are compared with the expected 
outputs in the test vectors. 
SIMULATION MODE SPEED ACCURACY 
Unit Delay 5000 NIA Multiple Delay 5000 
Fast Timing 1000 
Full Timing 100 within 10% ADVICE 1 100% 
Table 1. Comparison of the MOTIS modes and ADVICE 
Under unit delay, the operating conditions of the circuit are not important. Since 
each gate is assigned a unit delay. The user of the tool assigns a unit time for each gate. \ 
The typical value is O. lns. · For timing simulation, the worst case slow operating conditio~ 
is used in order to guarantee that a circuit can operate at a maximum frequency. The 
. commonly _used worst case slow operating conditions for full timing simulation is assuo~ 
as follows: 
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Junction Temperature: 
,
9 Process File: ,. 
Power Supply: 
100°C 
worst case slow processing 
4.5V 
A sunnnary of all the standard cell gates"used in this design is defined.in Table 2. 
The description of the buffers used is defined in Table 3. 
\ 
GATE NAME 
FD1S3AX 
FD1S3BX 
FD1S3DX 
FD1S3GX 
FD1S3IX 
INRB 
ND2 
ND3 
ND4 
NR2 
NR3 
TBUS 
DESCRIPTION 
Positive Edge Triggered 
Positive Edge Triggered, 
Positive Asynchronous Preset 
Positive Edge Triggered, 
Negative Asynchronous Clear 
Positive Edge Triggered, 
Negative ·Asynchronous Preset 
Positive Edge Triggerai, 
Positive Synchronous Clear 
Inverter 
2 input NANO gate 
3 input NANO gate 
4 input NANO gate 
2 input NOR gate 
3 input NOR gate 
Non-Inverting Tri-State Bus Driver 
Table 2. Standard Cell Gate Definition 
I 
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Bu/fer types Signal 
BINlOT · TDI, TMS, TCK, 
TRSTN 
BINlOT BSI 
B0N10T BSO 
BOTlOT TDO, BSOEN 
BNlOTlOT B·o 
Description 
Non-inverting, '11'L~Level Input, 
lOns WCS delay@ 5 pf load, 
20K pull up resistor 
Same as above, 
except no pull up resistor 
Non-inverting, 
·1·1·L-Level Output, 
. IOns WCS delay@ 50 pf load 
Non-inverting, 
·1·1·L-Level 3state output, 
lOns WCS delay@ 50pf 
Non-inverting, 
·1·1·L-Level input stage, 
Non-inverting, 'l0IL-Level 3 state 
output stage 
Table 3. Buffer Types 
/" 
In the following sections, the functions and implementations of the dedicated test 
logic will be described These are the Test Access Pon Controller, Instruction Register, 
Instructions, Test Data Register and Output Multiplexer and Enable. 
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B. Test Accea Port Controller 
The Test Access Pon Controller is the center piece of the testing scheme. It 
generates signals to control the Instruction Register and the Test Data Registers (Bypass 
Register, Device Identification Register or Boundary-Scan Register). It is a synchronous 
finite state machine with 16 states which co11esponds to changes at the test mode select 
TMS and test clock TCK signals of the controller. Since the output of the controller 
' 
' depends solely on its present state, it is a Moore Circuit 15 It also asynchronously settles 
into one particular state, the ''RESET'' state, if the t~st reset pin 1RSTN signal becomes 
low. Because of the finite state nature of the controller, the sequence of the test mode select 
TMS signal is very important. TMS must be sampled into the con~ller on the rising edge 
· of test clock TCK and decoded by the controller to control the test operations. The state 
diagram of the test access port controller that is defined by the tEF.E Standard is shown in 
Figure 11. The state assignments for each state are also shown in Table 4. 
The Test Access Port Controller is implemented using the Functional Design 
System FDS tools. There are many ways in which a finite state machine can be 
implemented. Since a finite state machine depends on either both previous·and present 
states (Mealy Machine)15 or just 'on the present states (Moore machine)15, the logic 
implementation of a finite state machine is more difficult than the design of combinational 
logic circuits. One way to implement the Test Access Port Controller is to modify the 
-
circuit given in the IEEE standard description. However, the author prefe11cd to try 
AT &T's FDS tools. Functional Design System FDS tool generates states that are decoded 
24 
,· 
.. 
. -t . 
from combinational · 1ogic connected after the state registers. Because the combination 
logic occur after the state registers, the author had some difficulty in ronning unit delay 
•' 
simulations on the circuit that has generated by the FDS tool. The combinational circuits 
tend to generate glitches, and if these happen on · the reset line, they can cause an 
, I 
asynchronous reset of the flip-flops in the registers. Further discussion of this problem will 
be presented in the logic verification section. 
Controller State State Assignment 
Exit2-DR 0 
Exitl-DR 1 
Shift-DR· 2 
Pause-DR 3 
Select-IR-Scan 4 
Update-DR 5 
Capture-DR 6 
Select-DR-Scan 7 
Exit2-IR 8 
Exitl-IR 9 
Shift-IR A 
Pause-IR B 
Run-Test/Idle C 
Update-IR D 
."'v,, ... ,, Capture-IR , E •i • i 
Test-Logic-Reset F 
Table 4. ·state Assignments for Test Access Pon Controller 
"\ 
2S 
0 
0 
0 
0101 
0000 
EXrrl DR 
0001 
0 
I 
I 
0 
I 
EXIT21R 
1000 
Figure 11. The state diagram of the Test Access Port Controller 
26 
OICIO 
I 
• 
• 
• 
. ' 
~- .. 
·- ~··,. 
The .state diagram implementation of the test access port COntroller is shown in · 
.. Figure 1, Appendix A. This finite state machine is synthesized by choosing the MIS-
DAGON logic-optimizer. ··· The output after~ synthesis is the netlist, and the netlist can then 
be captured and displayed as schematic diagrams. The logic-optimizer did not generate 
circuit with minimum logic, and further optimization of the circuits using Kemaugh Map15 
was necessary. The final circuit of the test access port controller is shown in Figure 2 and 
3, Appendix A. The internal view of the 8 blocks, FMNSNEW[0:3] and OUTNEW[0:3], 
are shown in FIGURE [ 4: 11 ], Appendix A. 
The TAP Controller has 16 states and generates 10 output signals to control the test 
logic: Instruction Register, decoding logic, Boundary-Scan Register, Bypass Register, 
·O 
_,,,,,--, 
Device Iafntification Register, Output Multiplexer and Enable. A block diagiam of the test 
access port controller is shown in Figure 12. A description of all the 16 states will be 
discussed in the following paragraphs. The straightforward decoding schemes of the 
controller states are also indicated. The state assignments were given previously in Table 
4, p. 25. 
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Figure 12. The block diagram of the Test Access Port Controller 
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(l) Test-~gic Reset 
The test access pon controller asynchronously settles into the Test-Logic Reset 
state when the test reset TRSTN signal goes low. This initializes the instruction register to 
the IDCODE instruction (which is discussed later in the Instruction Register section). This 
state disables the operation of the test logic, but docs not affect the normal operation of the 
on-chip system logic. No matter what the original state of the controller may be, after five 
consecutive cycles of the test mode select TMS signal staying high, it enters the Test-Logic 
Reset controller state. The state assignment of Test-Logic Reset is F (see Table 4, p. 25). 
The decoding scheme of signal "RESET" is shown in Figure 3, Appendix A. 
(2) Run-Test/Idle 
The Run-Test/Idle controller state controls the test logic related to BIST or any self-test 
function within the chip. The state assignment of Run-Test/Idle is C. The decoding scheme 
of the signal "RUNTEST" is shown in Figure 3, Appendix A. Although the self-test circuit 
is not included in this design, the availability of this signal will be useful in the event that 
the self test circuitry is needed at a later time. 
(3) Select-DR-Scan 
This is a temporary state in which the instruction decoded in Instruction Register 
does not change from the previous state. The state assignment of this state is 7. 
(4) Select-IR-scan 
This is al~o a temporary state in which the instruction decoded in Instruction 
Register does not change from previous state. The state assignment of this state is 4. 
(5) Capture-DR 
' ,., . !~ 
In this contrQller state, the data at the input of the Test Data Register (either Bypass 
Register, Device Identification Register or Boundary-Scan Register) loads in parallel into 
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. the register· depending on die current instruction that is decoded from . the Instruction 
Register (EXTEST, SAMPLE or INTEST, which will.be discussed later in the Instruction 
section). The state assignment of Capture-DR state is 6. The decoding scheme of the signal 
"CAPTUREDR" is shown in Figure 3, Appendix A. 
~ 
(6) Shift-DR 
In this controller state, the current instruction selects the Test Data Register that is 
connected between test data input pin TDI and test data output pin TDO and shifts the data 
one stage towards its serial output on each rising edge of test clock TCK. The state 
assignment of Shift-DR is 2. The decoding scheme of the signal "SHIFIDR" is shown in 
~Figure 3, Appendix A. 
(7) Exitl-DR 
This is a temporary state in which the instruction decoded in the Instruction Register 
does not change from the previous state. The state assignment of this state is 1. 
(8) Pause-DR 
This is a temporary state in which the instruction decoded in the Instruction Register 
does not change from the previous state. The state assignment of this state is 3. 
(9) Exit2-DR 
This is the same as Exitl-DR. It is a temporary state. The state assignment of this 
state is 0. 
(10) Update-DR 
This controller state allows the Test-Data Register to parallel latch the output while 
the dat~_ is shifted in the associated shift-register,path in.response to certain instructions J 
T . 
':~··"•, . (e.g., EX1'EST and INTEST). Data is latched Qnto the parallel output of the selected Test , 
·-·~·· 
Data Register from the shift-register path on the falling edge of test clock TCK in tlus. state. 
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The state assignment of this state is 5. The decoding scheDle of the signal "UPDATEDR" 
is shown in Figure 3, Appendix A. 
( 11) Capture-IR 
In this controller state, the data at the input of the Instruction Register, which has 
fixed values, are loaded in parallel into the Instruction Register. The values of the fixed 
patter11 are such that the least significant bit (the one closest to test data outpu~ pin 1DO) 
has a fixed value of 1 and the second least significant bit has a fixed value of 0. If there are 
more than 2 shift registers in the Instruction Register, the other registers can have any fixed. 
values. The detail of this operation will be discussed later in the Instruction ;Register 
\ Section. The state assignment of this state is E. The decoding scheme of the signal 
"CAPTUREIR" is shown in Figure 3, Appendix A. 
(12) Shift-IR 
In this controller state, the Instruction Register shifts the data one stage towards its 
serial output on each rising edge of test clock TCK. The state assignment of shift-IR is A. 
The decoding scheme of the signal "SHIFI'IR" is shown in Figure 3, Appendix A. 
(13) Exitl-IR 
This is a temporary state in which the instruction decoded in the Instruction Register 
does not change from the previous state. The state assignment of this state is 9. 
(14) Pause-IR 
This is a temporary state in which the instruction decoded in the Instruction Register 
does not change from the previous state. The state assignment of this state is B. 
(15) Exit2-IR 
This is the same as Exitl-IR. It is a temporary state. The state assignment of this 
state is 8. 
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' . -(16) Update-IR 
This controller state allows the Instruction Register to parallel latch the output from . 
the shift-register path on the falling edge of test clock TCK. Once the new instruction has 
·" I: been latched, it becomes the current instruction. The state assignment of this signal is D. 
The decoding scheme of the signal "UPDATEIR" is shown in Figure 3, Appendix A .. 
Two other signals also come out of the tap access port controller block. They are 
' 
the "SELECT" and "ENABLE" signals.. The "SELECT" signal · selects between the 
Instruction Register and the Test Data Register. The "SELECT" signal is 1 if the 
Instruction Register is selected. The "ENABLE" signal is 1 only during the "SHIFl'IR" and 
"SHIFIDR" states. Therefore, the test data output mo is active only during the Shift-IR 
and Shift-DR states. The circuit implementation of the above signals is also shown in 
Figure 3, Appendix A. 
In summary, the test access port controller changes state ·only in response to: 
( 1) A rising edge of test clock TCK clocks in the newly updated test mode select 
TMS signal, 
(2) A transition to logic O at the test reset TRSTN input 
Therefore, the instruction decoded in the Instruction Register does not change while the test 
access port controller is in one of its 16 states. One exception is when test reset pin TRSTN 
goes low. Then, the controller asynchronously goes into the Test-Logic Reset state; which 
in turn defaults to the IDCODE instruction. 
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C. Instruction Register 
The instruction Register allows an instruction to be shifted into the design through 
the test data input TOI, which selects the test to be perfo1111ed (EXTEST, INTEST or 
SAMPLE) and/or the Test Data register (Boundary-Scan Register, Bypass Register or 
Device Identification Register) to be accessed. The inputs to the instruction Register block 
are test clock TCK, test data input 1DI, reset signal RESET, test reset TRSTN, 
CAPTUREIR, SHIFTIR and UPDA TEIR. The outputs from the Instruction Register block 
are BSSEL, BYPASS, IDCODE, INTEST, EXTEST and RUNBIST, control the 
Boundary-Scan Register, Bypass Register, Device Identification Register and BIST circuit. · 
Pin IDO_IR is connected to the output multiplexer that selects one of the serial path to test 
data output TOO. The block diagram of the Instruction Register is shown in Figure 13. 
Test clock TCK, test data input TOI and test reset TRSTN are the designated input test 
access ports. RESET, CAPTUREIR, SHIFl'IR and UPDATEIR are the controller states of 
the test access port controller. There are tr.Jee mandatory instructions that must be 
implemented: BYPASS, EXTEST and SAMPLE. The BYPASS instruction selects the 
Bypass Register, and both the EX'l'EST and SAMPLE instructions select the Boundary-
Scan Register. Three other instructions that are optional are also implemented: INTEST, 
IDCODE and RUNBIST. INTEST selects the Boundary-Scan Register, IDCODE selects 
the Device Identification Register and RUNBIST selects the BIST circuit (if any). Note 
that the SAMPLE instruction does not come out of Instruction Register block, because it 
can be realized by both the INTEST and EX'l'EST instructions. Each of the instructions 
-
will be defined in detail later in this section. The output signal from the Instruction Register 
block, BSSEL, is set to 1 when the Boundary-Scan Register is selected. 
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Figure 13. The block diagram of Instruction Register 
The IEEE s~andard has the following specific-rules for the Instruction Register: 
(1) It must consist of at least 2 shift registers. 
(2) The data shifted into the Instruction Register must be latched such that changes of 
instruction occur only in the UPDA TEIR and RESET controller states. 
(3) The two least significant bits in the shift registers of the Instruction Register must load 
a fixed binary'Ol 'pattem in the CAPTIJREIR controller state. The fixed pattern'!' is 
loaded to the least significant bit of the shift register, which is the one closest to test data 
output pin TOO. The fixed pattern' l' is loaded to the second least significant bit of the shift 
register. 
In this design, 6 different instructions were chosen, and bence a 3 shift, register 
based cell is needed. The instruction opcodes are listed in Table 5. All operations. of the ' 
. 
. I shift register stages ·mu.st occur on the rising edge.of the tcstclockTCK following entry.into 
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- a controller state. However, the outputs of the shift registers are latched on the falling edge 
of test clock TCK in the UPDA TEIR controller state. 
OPCODE Instruction Descriptions 
IR2 IR1 IRO 
0 0 0 Select Boundary-Scan Register: EXTEST 
0 0 1 Select Boundary-Scan Register: SAMPLE 
0 1 0 Select Boundary-Sean Register: INTEST 
0 1 1 Sele'ct Boundary-Scan .Register: INTEST 
1 0 0 Select Device Identification Register: IDCODE 
1 0 1 Select BIST Circuitry: RUNBIST 
1 1 0 Select Bypass Register: BYPASS 
1 1 1 Select Bypass Register: BYPASS 
Table 5. Instruction Opcodes 
As stated in rule (2) above, when the test reset TRSTN is applied to the input, the 
latched instruction must change asynchronously with IDCODE instruction. The input to 
the Instruction Register is only applied during the CAPTUREIR and SHIFTIR controller 
states. The parallel output is updated following the UPDA TEIR controller state which 
occurs on the falling edge of the test clock TCK. 
Rule (3) above was implemented as shown in Figure 12, Appendix A., IRO is the least 
significant bit register (closest to test data output TOO), whose output, TDO_IR, is loaded 
with 1 in the CAPTUREIR control state. Both outputs of IRl and IR2 shift registers, ~ 
. 
TDO_IR1 and TDO_IR2 respectively, are loaded with pattern 0. This rule supports the 
fault isolation of the board-level serial test path. 
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The preset state instruction register, IR2, ftype: IR_P) is implemented as shown in 
Figure 13, Appendix A. In the CAPTURE]l controller state, the fixed value'O' is being 
' ' 
shifted towan:I test data output pin TDO. In the SH1FI1R controller state, the data from test 
data input pin TDI is being shifted out serially toward test data output pin IDO: The 
parallel output updates only in the UPDATEIR controller state. The test reset TRSTN and 
RESET signals can force the parallel output to be high, which corresponds to the most 
significant bit of the IDCODE opcode. The IDCODE opcode of this test logic circuit is 
. 100. 
The clear state instruction registers, IRl and IRO, (type: IR_C) are implemented as 
shown in Figure 14, Appendix A. The clear state instruction register behaves similar to the 
preset state instruction register, except that the test reset TRSTN and RESET signals can 
force the parallel output to be low. These correspond to the least significant bit and the 
second least significant bit of the IDCODE opcode. 
The implementation of the instruction register is shown in Figure 12, Appendix A. 
The decoding scheme is also included in the figure. In the next chapter, each decoded 
signal will be described. 
3.S 
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D. Instructions-
This section defines both the mandatory and the optional instructions. The operations 
which occur in response to these instructions are also discussed. Each instruction must 
cause a serial Test Data Register path to be enabled to shift data between t~st data input TOI 
and test data output TOO in the SHIFIDR state. The mandatory instructions are BYPASS, 
SAMPLE and EXTEST. The IDCODE must be provided if the 'Device Identification 
Register is included. The other optional instructions are INTEST and RUNBIST. 
(1) BYPASS 
The BYPASS instruction is the only _instruction which causes the operation of the 
...... , 
Bypass Register. The Bypass Register contains a single shift-register state and is used to 
provide a minimum length serial path between the test data input TOI and test data output 
TOO pins of a component when no test operation of that component is required. The 
BYPASS instruction must select the bypass register to be connected for serial access 
between TOI and TDO in the SHIFl'DR controller state. The mandatory opcode for the 
BYPASS instruction is 111. The decoding scheme of the instruction, BYPASS, is shown. 
in Figure 12, Appendix A. 
(2) SAMPLE 
The SAMPLE instruction selects the Boundary-Scan Register between test data 
input pin TOI and test data output pin TOO. The data flow of the SAMPLE instruction is 
shown in Figure 14 .. 
' The data at the input must be loaded into both the input Boundary-Scan cell and 
output Boundary-Scan cell on the rising edge of the test clock TCK when the instruction 
registei is in the CAPl'UREDR controller state. The data, after capturing are then shifted 
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out of the cells in the SHIFl'DR controller state~ The MODE at the output multiplexer in 
both the input and output cell are both 0. The opc(?de of the SAMPLE instruction is 001. 
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Figure 14. The data flow of the SAMPLE instruction1 
(3) EXTEST 
The EXTEST instruction selects the Boundary-Scan Register between test data input pin 
,, 
{: 
·'.< ,,
,\ TOI and test data output pin TOO. It allows testing of the interconnections between the 
various chips on the board. The data at the input pin must be loaded into the input 
Boundary-Scan cell on the rising edge of the test clock TCK in CAP'I1flIBDR controller 
state. The data loaded into the output Boundary-Scan cell located at system output pins in -
--R controller state should be independent of the operation of the on chip· 
37 
~· 
syste~ . The manda.t<>ry opcode for the EX'IEST instruction is 00(). The MODE at the 
. output multiplexer of the output cell is 1. The MODE of the input cell is chosen to be 0. · 
The data flow while the EXTEST instruction is selected is shown in Figure 15. 
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Figure 15. The data flow of the EXTEST instruction 1 
(4) INTEST 
I 
The INTEST instruction selects the Boundary-Scan Register between the test data input pin 
TDI and the test data output pin TDO. It allows testing of the on chip system logic while 
the component is assembled on the board. The data loaded into the input Boundary-Scan 
-cell located at system input pins iit the C 
.. ~·-· R controller state comes from test data 
input pin IDl The ~ta loaded into the out,ut Boundary-Scan celllocated at the system 
output pins in the CAPIUREDR controll., state cQm,es from the operation of the on chip 
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system.· The opcodes for INTEST instruction are 010 and 011. TheMOI>Es at the output · 
i .... 
multiplexer of both the input and· output cells are l. The data flow while the INT.EST .,.,. 
instruction is selected is shown in Figure 16. 
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Figure 16. The data flow of the INTEST instruction 1 
(5) IDCODE 
The IDCODE instruction is the only instruction which causes the operation of the Device 
Identification Register. The Device Identification Register contains 32 shift registers and 
is used to identify chips on the board. The code for the Device Identification Register is 
. 
loaded ipto the 32 shut registers ht the CAPTUREDR controller state. TIK,se da.t.a,an,then. 
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shifted out toward test data output pin TOO in the SHIFIDR controller state. Neither-the 
" UPDA'l'Bl>R nor the· ·RESET ·controller states affect the operation of the Device 
Identification Register. The opcode for IDCODE instruction is 100. 
(6) RUNBIST 
The RUNBIST instruction causes execution of the self-test circuit inside the chip. 
When the RUNBIST instruction is selected, the Test Data Register into which the results 
of the self test will be loaded must be connected for serial access between test data input 
pin TOI and test data output pin TOO in the SHIFl'DR controller state. The IEEE Standard 
specifies that the self-test mode(s) of oper~tion accessed through the RUNBIST instruction 
must execute only in the Run-Test/Idle Controller State. The Opcode selected for the 
RUNBIST instruction is 101 .. In this design, the RUNBIST signal is provided even though 
no self-test circuit is implemented. 
The controls for the Test Data Register are decoded as shown in .Figure 15, 
Appendix A (BSSEL block). The BYPASS instruction from the Instruction Register block 
controls the Bypass Register. The IDCODE instruction controls the Device Identification 
Register, and BSSEL instruction controls the Boundary-Scan Register. The Bypass 
Register needs only the CAPTUREDR and SHIFl'DR controller states. Therefore, when 
the BYPASS signal is set to high, both the CAPIUREDR and the SHIFl'DR controller 
states become BP _CAPIURE and BP _SHIFl'·respectively. The selector for the Device 
Identification Register is functionally similar to that of the BYPASS state for the Bypass 
, Register. When the IDCODE signal is set to high, both the CAPIUREDR and the 
SHIFI'DR controller states become ID_CAPTURE and ID~SHIFT respectively. The 
, controls for the Boundary-Scan Register are dependent on whether the Boundary-Scan cell 
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is an input cell or ·an output cell. If it is··an input cell, the INTEST instruction will··prohibit 
. . . 
&~..,R controller state from accepting inputs from the input Boundary-Scan 
cell. If it is an output eel( the EXTEST instruction will prohibit the C 
controller state from accepting the inputs to the output Boundary-Scan cell. The controls 
to the input cell are BSI_CAPl'URE, BSI_SHIFI' and BSI_UPDA TE. The controls to the 
output cell are BSO_CAPTURE, BSO_SHIFI' and BSO_UPDATE. 
,_. 
\. 
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E. Test Data Registers _ 
r 
The IEEE standard requires at least two Test Data Registers in the test logic, Bypass 
and Boundary-Scan Registers. The implementation of the Device Identification Register 
is optional.· However, all of the above registers are being implemented in this design. An 
implementation of .the Test Data Registers is shown in Figure 17. 
Boundary-Scan Register 
MUX ~TDO BS 
-
Bypass Register -------
Figure 17. An implementation of the Test Data Registers 
The Bypass Register is a single-bit shift register that connected between the test 
' . 
.... ,. . 
data input pin 1DI and test data output pin-IDO to allow test data to flow through one 
IS, 
component with only a single test clock TCK period delay. The Device Identification 
Register is a 32-bit shift register that contains chip specific binary identification code. The 
Boundary-Scan Register allows access to- the inputs and outputs of the component when 
testing its system logic. It_ also allows sampling of signals flowing through the system 
_ inputs and outputs. "' 
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· (1) Bypass Register 
. 
The Bypass Register consists of a single shift-register state. When the Bypass 
Register is selected for inclusion in the serial path between test data input pin TOI and test 
data output pin TOO by the BYPASS instruction (from the Instruction Register block), the 
shift register stage must be set to'O' by the BP_CAPTIJRE signal as shown in Figure 18 . 
. 
It is implemented by using BP _CAPTURE to control the clear signal of the flip-flop. The 
/ 
value at test data input pin 1DI is selected by the BP _SHIFI' signal and shifted out to 
TOO _BP on the rising edge of the test clock TCK. Neither the UPDA TEDR nor RESET 
controller state has an effect on Bypass Register . 
... BP_SHIFI' 
, 
~ TOO_BP ... I D Q , 
... TOI ~ , 
MUX 
~Cleo ~ UC_ 
. 
.. TCK 
FD1S3IX , 
... BP _CAPTURE 
, 
Figure 18. Implementation of Bypass Register 
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(2) Device Identification.Register 
The Device·. Identification Register allows the manufacturer, part number and o I 
version of a component to be determined through the test access ports. It can be used to · 
identify the manufacturer of the components . on a board. The Device Identification 
Register consists of 32 single-stage shift-register cells. The component must contain a 
vendor-defined identification code containing four fields as illustrated in Figure 19. 
MSB 
31 28 27 
Version 
(ij bi ts) 
Pe,... t 
nur,ber 
(16 bi ts) 
12 11 
Menuf'ecturer 
identity 
(11 bits) 
LSB 
1 0 
1 
Figure 19. Structure of the Device Identification Register1 
The Device Identification Register is constructed from a 32 single-stage shift 
register stage as shown in Figure 16, Appendix A~ A single shift register is shown in Figure 
20. The ID_CAPTURE loads the IDDATA input to be sent to the output mo_ID on the 
rising edge of test clock TCK. The ID _SHIFI' state shifts the data from test data input pin 
ml serially toward test data output pin mo on the rising edge of test clock TCK. Neither 
the UPDA TEDR nor the RESET controller states have an effect on this shift-register. The 
identification code that is chosen for this design is OECE4901 (it does not represent any 
manufacturer) .. The Device Identification loads a' 1' into its least $ignificant bit. When test 
r9set pin TRSTN is set low, a logic' l' is captured and shifted out to test data output pin 
mo. If the device identification register is not implemented, the Bypass Register is 
selected, and a logic'O' is being captured and shifted out to test data output pin:mo. 
r • 
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ID_SHIFT 
Tl>O;;..ID Q· ......... ---------~ 
IDDATA 
MUI 
'1' UC_ 
IDI .___ __ 
FD1S3AX 
TCK 
Figure 20. Implementation of a single-Stage Identification Shift Register 
• 
45 
I 
. (3) Boundary-Scan Register 
- . The Boundary-Scan Register allows testing of the circuit exte111al to the component 
as well as within the component. It also allows sampling of data at system pins without 
interfering with the operation of the on-chip system logic. Generally, there are six types of 
' ,, 
Boundary-Scan Register cells: inpu~, output, tri-state output, tri-state output enable, 
bidirectional and enable signal for Bidirectional. The input Boundary-Scan Register cell is 
connected between the system input pin and the on-chip system logic. The output 
\ Boundary-Scan Register cell is connected between the on-chip system logic and the system 
output pin. The tri-state Boundary-Scan Register is connected between the on-chip system 
logic and the system output pin and the enable signal is from the tri-state enable Boundary-
Scan cell. The bidirectional pin can be either an input or output cell, depending on the 
(, 
control from the bidirectional control Boundary-Scan cell. Figure 21 illustrates an example 
·of the placement of Boundary-Scan Register cells from the IEEE Standard. 
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. S•elele 
output 
Syete11 
lalcUreotlonel 
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Figure 21. Placement of Boun~-Scan Register cells 
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The tri-state output enable signal can be used to control mbre than one tri-state· 
output Boundary Scan cell. It is the same for the bidirectional enable signal. In this design, 
all six types of Boundary-Scan cells are implemented' For simplicity, the tri-state output 
enable signal in the design controls only one tri-state output pin, and the bidirectional · 
control signal also controls only one bidirectional pin. The description and operation of · 
each of the Bc;,undary-Scan cells is described below: / 
(a) System Input Pin 
The implementation of the input Boundary-Scan cell is shown in Figure 22 (BSI). 
The BSI is the signal from the system input pin. The BSI_CAPTURE, BSI_SHIFI' and 
BSI_UPDATE are the controller states generated in the BSSEL block (discussed in the 
Instruction Section). The test data input TDI is either from the test data input pin TOI or 
from the test data output 1DO of the previous Boundary-Scan cell. The test data output pin 
TDO connects to the test data input TDI of the next Boundary-Scan cell. The input 
Boundary-Scan cell consists of one shift-register stage with an output latch. When the 
· SAMPLE and EX'l'EST instruction are elected, the shift-register stage loads the data 
presented at the system input pin (BSI) on the rising edge of the test clock TCK in the 
BSI_CAPTURE controlle:r state. If the INTEST instruction is selected, the shift-register 
loads the test data input TOI. 1DI is either from test data input pin 1DI or from the previous 
Boundary-Scan cell. Therefore, the BSI_CAPTURE signal is implemented such that the 
CAPTUREDR controller state is disabled when the INTEST instruction is selected (as 
discussed in the Instruction Section). During both the SAMPLE andEXTESTinstructions, 
the data at the system input pin are input to the on .. chip, system logic ( as shown in Figurel4 
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and 15). During the INTEST instruction, the data that are shifted into the previous 
boundary-scan cell (test data input 1DI) is the input to the on-chip system logic (as shown 
in Figure 16). The data is then latched in the BSI_ UPDATE state on the fa11ing edge of the 
. test clock TCK. The values of the control signal at the Output Multiplexer is summarized 
in Table 6. The control for the Output Multiplexer is then chosen to be the INTEST 
instruction.· 
INTBST 
BSI 
TDI 
.,.___._., ,,......,__--t 
---om "' u:_ 
PD1S3AX 
-------om " UC_ 
PDISJAX 
Figure 22. Implementation of the Input Boundary-Scan Cell 
Instruction 
SAMPLE 
EX1EST 
INTEST 
Control 
0 
0 
1 
Table 6. Output Multiplexer Controls for Input Boundary-Scan cell 
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TDO 
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(b) System Output Pin 
The implementation of the Output Boundary-Scan cell is shown in Figure 23 (BSO). The 
FRCHIP1 is the signal from the on-chip system logic. The BSO_CAPI'URE, BSO_SHIF'I' 
/ 
and BSO_UPDATE are the controller states generated in the BSSEL block (discussed in 
the Instruction Section). The test data input 1DI comes from the test data output TOO of 
the previous Boundary-Scan cell. The test data output TOO is an output either to the test 
data output pin TOO or to the test data input TOI of the next Boundary-Scan cell. The 
output Boundary-Scan cell consists of one shift-register stage with an output latch. When 
the INTEST and SAMPLE instruction are selected, the shift-register loads the data from 
the on-chip system logic on the rising edge of test clock TCK in the BSO _ CAPTURE state. 
If the EXTEST instruction is selected, the shift-register loads the test data input TOI data. 
Test data input TOI is from previous Boundary-Scan cell. Therefore, the BSO_CAPTURE 
signal is implemented such that the C -R controller is disabled when the 
EXTEST instruction is selected (as discussed in the Instruction Section). During the 
SAMPLE instruction, the input from the on-chip system logic is output to the system output 
pin (as shown in Figure 14). During both the EXTEST and INTEST instructions, the data 
that is shifted out from the previous Boundary-Scan cell (TOI) is output to the system 
output pin (as shown in Figure 15 and 16) on the falling edge of the test clock TCK in the 
BSO_UPDATE state. The values of the control signal at the Output Multiplexer is 
summarized in Table 7. Both of the INTEST and EX1'EST instructions are the control for 
the Output Multiplexer. 
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FllCHIPI 
mt 
TCI 
" .
Instruction 
SAMPLE 
EX't·EST 
INTEST 
Control 
0 
1 
1 
Table 7. Output Multiplexer Controls for Output Boundary-Scan cell 
Nl2 
,I......_ _ __. 
_ 1111 __ -o« " uc_ 
PD1S3AX 
---m QI UC _ 
PDISSAX 
Figure 23. Implementation of the Output Boundary-Scan cell , 
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(c) Tri-State Output System·Pin 
The implementation of the Tri-State Output Boundary-Scan cell is shown in Figure 
24 (BSOEN). FRCHIP2 is the signal from the on-chip system logic. The Tri-State Output /-
Boundary-Scan cell is identical to the Output Boundary-Scan cell. The only difference is 
that the output is connected to a tri-state output buffer, not to a regular output buffer. 
TDO 
NR2 
PRCHIP2 
• • • OUl'fUf 
1111 
(I .. 
uc_ 
tx:_ m .. TOI PDlSJAX 
FDIS3AX 
TCI 
Figure 24. Implementation of the Tri-State Output Boundary-Scan Cell 
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(d) Tri-State Output Enable Boundary-Scan Cell 
The implementatio.,_ of the tri-state output enable cell is shown in Figure 25 
tt' (BSEN). EN is the control signal from the on-chip system logic. The EN control can also 
come directly from outside the chip. The operation of this boundary-scan cell is identical 
to that of the Output Boundary-Scan Cell. Except during the INTEST instruction, the 
designer has the optio~ of implementing the cell differently. The output of the cell can be 
either data from the previo~s cell. (like the Tri-State Output Boundary-Scan Cell) or a value 
of'O', which causes the output state of the· tri-state output pin to be inactive The author 
decided to implement the cell like the Tri-State Output Boundary-Scan Cell. During the 
Test-Logic-Reset controller state, the latched parallel output is reset to'O' which will select 
inactive drive when it connects to the tri-state output pin. The Tri-State Output buffer is 
active only if BSEN is' 1 '. The BSENN signal is the complement of the BSEN signal. 
BN 
1DI ---« QI tx:_ 
PDISSAX 
1111 ti:_ 
---o« .... 
. PDISJDX 
1DO 
Figure 25. Implementation of the Tri-State Output Enable Boundary-Scan Cell 
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(e) Bidirectional Boundary-Scan Cell 
The implementation of the bidirectional boundary-scan cell is shown in Figure 26 · 
(BO). The input section of the boundary-scan cell has input from the pin BSBDI and output 
to the on-chip system logic, TOCHIP2. Th~ output section of the boundary-scan cell has 
input from the on-chip system logic, FRCHIP3 and output to the pin, BDBDO. The 
BDSEL signal is from the bidirectional control boundary-scan cell. If BDSEL is 0, this 
Bidirectional Boundary-Scan Cell behaves like an input cell. If BDSEL is 1, it behaves like 
an output cell. The Bidirectional Boundary-Scan Cell must meet the standard, specifies for 
both the Input and Output Boundary-Scan Cell. Because the input and output cells behave 
differently during BD_CAPTURE, the BDSEL will select either the BSI_CAPTURE or 
BSO_CAPTURE depending on the BDSEL value . 
.... 
r 
MBDI r::--,.. 
--
) EXTBST 
ii : IOl:&rl .... 
-
_ BmsL 
y r 
~-
"" ~ r Z· 
-
- v-:,--... J'-... BSBDI , ir; Nl2 PRCDPJ ~ 
- ir: ... FllCHIPJ a IQ."" - y 
-y 1111 
-
' 
DO ... 
-
... a.,o UPDATB 
, 
... BS<l _SHIPT 
-
ID_CAPnllB 
r--J r-,.... r: • 1r: • I ~ - --
• , y - - y . • y 
-
ti:_ 
-
uc_ « QI 
... TDI « QI 
FDISSAX 
... 
PDIS3AX 
... TCS 
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r 
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... BSLCAPruBB 
~r: r I . 
.... aso CAPnJRB 
- y -
\ Figure 26. The implementation of the Bidirectional Boundary-Scan Cell 
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(t) Bidirectional Boundary-Scan Enable Cell 
The implementation of the bidirectional Boun<b!!y-Scan Enable Cell is showit in 
Figure 27 (BDSEL). The IOSEL input signal is from on-chip system logic. ff IOSEL is 0, 
the control causes the Bidirectional Boundary-Scan Cell to behave like an input cell. If 
IOSEL is 1, the control then causes the Bidirectional Boundary-Scan Cell to behave like an 
output cell. The operation of this cell is identical to that of the Tri-State Output Enable cell. 
During Test-Logic-Reset Controller state (RESET=O), the output of this cell, BDSEL, will 
cause the bidirectional pin to select the input operation. The ST and STN signals are the 
controls of the bidirectional buffers. If the INTEST instruction is selected, it causes the 
bidirectional pin to select the input operation. The output is then in High-Impedance state. 
~-
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-• ~-
,. 
... SI' -
-v ... NDI , 
- INTEST 
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". : CAl~l I z;e t>"m -
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. 
, . 
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, 
• It°: r-,,..... ~ ...... _ • 1r: -- , • ,r-: I ~ • .. _ IOSBL • 
' ~ 
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IIJI UC_ «ca " ta CIII _ m1 PD1S3DX , 
FDlSlAX 
--,;>- ·, 
.... TCl 
~-
,. Vm ' 
.. u.mr 
, 
Figure 27. The Implementation of the Bidirectional Boundary-Scan Enable Cell 
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F. Output Multiplexer and Enable 
The Output Multiplexer and Enable logic is implemented as shown in Figure 28 
(TOOMUX). This logic selects one path to be connected between test data input TOI and 
test data output TDO of the chip. For the Test Data Register, BSSEL will be used to select 
TDO_BS signal, BYPASS will be used to select TDO_BP and IDCODE will be used to 
select TDO_ID. As mentioned previously, only one of these three signals can be on at one 
time. The SELECT signal that is generated in the test access port controller will select 
either the Instruction Register or the Test Data Register. The test data output TDO signal 
of the chip is updated on the falling edge of test clock TCK. The ENABLE signal that is 
generated from the test access controller is used to enable the test data output pin TOO. 
TDO is only enabled during two controller states, SHIFl'DR and SHIFl'IR. The signal 
TDO_E is used to control the tri-state circuit of the bidirectional buffer. TDO_EN signal 
is the complement of the TOO _E signal. 
'l'DO 
NDJ 
ND2 ..---------o« .. 
TDO_lR. FDISSAX 
TCI 
TDO_llf 
TDO_B 
Figure 28. The implementation of Output Multiplexer and Enable 
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After designing individual blocks of the framework, the final step is to integrate all 
the blocks together. The final chip level schematic diagram is shown in Figure 17, 
Appendix A. The hierarchical structure of this schematic diagram was made to follow the 
. . . IT AG Test Logic Architecture as shown in Figure 1. The buffers that are used in the design 
are shown in Figure 18, Appendix A. The input, output and bidirectional buffers that are 
. .,J,; 
used in the design are listed in Table 3, p. 23. The schematic diagiam that connects the chip 
level block and the buff er block is shown in Figure 19, Appendix A. 
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IV. VERIFICATION 
After the design of the. test logic has been completed, the next step is to verify the 
functionality of the design. This requires a set of test vectors that is generated independent 
of the design, an AT&T program called TAPDANCE2was used for this purpose. 
TAPDANCE is an algorithm based vector generator that can deter I rtine whether the test 
logic is compatible with the IEEE Standard. After consultation with the person who has 
the TAPDANCE software to generate test vectors, a set of 8041 vectors was generated. 
Two sample pages out of 38 pages of vectors are shown in Figures 1 and 2, Appendix B. 
This list of vectors had to be reformatted to the test vector format that the simulator 
required. 
The netlist of the circuit is generated from SCHEMA using the final chip schematic 
diagram. Both these netlists and the transistor level description of the standard cells are 
inputs to the simulation compilers. The compilation is done using the worst case slow 
conditions. A 0.1 pf routing capacitance per fan out is also included in the compilation. 
Even though the condition is included in the compilation, it has no effect on unit delay 
simulation. Unit delay simulation still gives each gate a unit delay. After compilation, the 
circuit simulator is ready to accept test vectors and starts generating outputs. The sequence 
of the simulation is: logic simulation, timing simulation and fault simulation. 
' The input -wavefor111s of the test mode select TMS and test data input 1DI signals 
'· 
with respect to the test clock TCK is shown in Figure 29. Since both the TMS and 1DI 
... 
signals are clocked on the falling edge of TCK from previous chip or pievious boundary-
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scan cell, the set up and hold tin-c has· to be valid within one clock period. 
Tf1S i 
TDI. 
Figure 29. Input Wavefo1ms of TMS and TOI with respect to TCK 
' 
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A. Logic Verification 
Initially, the simulations were done using the unit delay simulation mode in 
MOTIS. As mentioned before, glitches occur during the simulation on the reset line which 
cause the instruction register to e11oneously select the Identification Register during certain 
state transitions of the test access port controller. There is no other way to avoid such 
glitches except to change the design of the contro~Ier. It was decided to keep the test access 
port controller design as designed but to run the simulation in multiple delay mode with a · 
period of 60ns (low speed). Multiple delay computes slower than unit delay, but it is still 
faster than full timing. With multiple delay, capacitance loadings of the gates become 
significant, which reduce the sharpness of the transitions of the signals. There is another 
' I way to reduce glitches while doing logic verification, na~ly to add a large capacitive load 
. " 
to the signal that causes glitches while running multiple delay simulation. The simulator 
compares its output to the expected output of the test vectors. 
~,r 
() 
S9 
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B. Timing Verification 
The timing simulation of the t~st logic circuit is dete1t11ined by running the MOTIS 
/ 
"" full timing simulation. Now, the simulator takes the operating conditions and the 
capacitive loads into account. The number of fan outs and capacitive loads presented by 
the test clock TCK, test mode select TMS, test data input TDI and test reset RSTN pins are 
listed in Table 8. The calculation of the capacitive loads includes the 0.1 pf per fan out of 
a signal. The maximum speed of this design is found to be 19 Mhz. The maximum speed 
of the circuit is basically limited by the propagation delay of the contro~er states from the 
test access port controller. Actually the circuit can perfo1m at higher speed, if both edges 
of the clock are not used. All the input data are clocked on the rising edge of test clock TCK 
and all the outputs are clocked on the falling edge of TCK. The author did not attempt to 
optimize the speed of the circuit Increased drive capability of cenain gates can definitely 
improve the speed. One exat11ple is the test clock TCK signal, which comes right out of the 
input buffer. The BINI OT input buffer is optimized to drive a 5pf load However, the test 
clock TCK signal in this design has a much higher loading capacitance. 
Signal Na111Cs Capacitance(pt) Fanout TCK 16.092 298 
TMS 1.795 16 
IDI 0.987 8 
TRSTN 1.415 16 
Table 8. Loadings of Input Test Access Ports 
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The set up and hold times of the test mode select TMS signal (with respect to test' · 
clock TCK) are also deter11,ined. The wavefOI~ diagrams of both the setup 'and hold ti11,es 
are shown in Figure 30. The set up and hold times are dete111dned by stepping the test mode 
select TMS input across +/- 2ns of the TCK signal. The set up and hold times of test mode 
select TMS are O ns and 1 lns respectively. The actual set up time is less than 0, but it is 
common practice in this case to use O ns instead of negative value as the set up time. The 
set up and hold time of the test data input TOI signal depend on the data shifting operations . 
. 
The TOI signal is an input to the Boundary-Scan Input Cell (BSI), the Bypass Register and 
the Instruction Register. For the Boundary-Scan Input Cell (Figure 22), the BSI_SHIFf 
controls the operation of test data input TOI. For the Bypass Register (Figure 18), the 
BP _SHIFI' controls the operation of test data input TOI. For the Instruction Register 
(Figure 12, Appendix A), the SHIFI'IR instruction from the TAP Controller controls the 
operation of test data input TOI. The propagation delays of the three SHIFI' operation 
mentioned above are different. Since the test vector does not test the INTEST operation, 
the set up and hold time of the test mode select TMS can not be dete1tatined properly. 
Vih TCK - - - _____ .._ 
I 
Signol - -1- - - -
I 
I I 
... .. .. 
Q. ""O 
::, ....... 
~ 0 
Q) L 
"' 
t-
1--
rt-··,, 
~ 
Figure 30. Measuring Set Up and Hold Tune 
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The propagation delay of the TDO is al~o dete1mined. · ·The 1DO has a. source/drain 
loading of 4.439pf and an output loading which is assumed to be 50pf. Therefore, the TDO 
signal has to drive a loading of 54.439pf. The waveform diagram in which the propagation 
delay is determined is shown in Figure 31. 
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Figure 31. Wavefo1·111 Diagram of Propagation Delay 
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C. Fault Sillllllation 
The fault simulati~s done using the FSIM tool in MOTIS. The number of faults 
that were injected into the fault simulator is 1270. The fault coverage of the design is found 
to be 85%. The author had expected the result to be in the range of 80-90%. The coverage 
of only 85% is due to the fact that TAPDANCE only generates a thorough set of test vectors 
for the test access port controller, the Identification Register and the Bypass Register. As 
for the Boundary-Scan Register, it only tests the EX'l'EST mode. It d<1e.s .. not test the Test 
Data Register under the INTEST and the SAMPLE modes. The Instruction Register 
generates the INTEST control signal and it also generates the RUNBIST signal that is not 
connected to anywhere on the design. In order to improve the fault coverage of this design, 
the following approaches can be followed to improve the fault coverage of this design: 
(1) Write specific tests to test the INTEST and the SAMPLE modes once 
the specific integrated circuit is known. 
(2) Test all the signals from of the Instruction Register block, especially the 
INTEST and RUNBIST signals. 
(I 
V. DISCUSSION/CONCLUSION 
This paper has discussed the problems of board-level testing when the integrated 
circuits do not include any testability features. These problems have been addressed by 
several circuit board manufacturers, principally in North America and in Europe. They 
organized a group to discuss the testability issues on board level testing, and proposed ways 
~ 
to improve testability. However, in order to have the industry reach an agreement on what 
testability features are to be implemented, they have to come up with a standard that 
I\ 
everyone can abide to. After some productive meetings, an IEEE standard of testability 
was proposed and eventually was accepted in February 1990 after issuing 6 draft versions. 
The document from IEEE regarding the standard is very detailed. The document 
describes the functionality of the test logic consisting principally of the Test Access Port 
Controller, Instruction Register, Instructions, Test Data Register, Bypass Register, 
Boundary-Scan Register and the Device Identification Register. Each chapter basically 
describes_ the functionality and standard operation of that particular test logic block. It does 
not show the connectivity between those test logic blocks clearly. The author thought it 
might be a good idea to put the words into design. This way, it becomes easier to \. 
understand and it also shows how all the blocks are connected together. This also helps to 
have a clear picture as how the data flow through the scan path. It can also serve as a 
reference for anyone who has interest in implementing the JT AG Standard test logic in the 
integrated circuit. 
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The approach of the framework design basically followed the chapters detailed in 
the standard. The author separates the design into five basic blocks: Test Access Port 
Controller, Instruction Register, Instruction Decoder, Test Data Registers and Output 
Multiplexer. After design, each of the blocks is verified individually. Once all the blocks 
have bern verified, the author then connects all the blocks together.' The verification of the 
\\ t \ ·,, '· 
coniplete design used the test vectors generated by the conf onnance test vector generator, 
TAPDANCE. 
The tools that the auth9r used in the design and verification processes are all AT&T 
CAD tools. The author describes the design methodology and circuit implementing 
procedure in Chapter m. Besides getting the readers familiarize with AT&T CAD tools, 
the author would like the readers to understand the purpose of each CAD tool .. Therefore, 
anyone from any company will have the capability to generate the same results using 
different CAD tools. Since the main focus of this paper is not evaluating the CAD tools 
themselves, the CAD tools that the author chose might not be the most efficient ones. 
The circuit design described in this thesis is not speed optimized, especially the test 
access pon controller. Currently, the states of the test access port controller is decoded 
from combinational logic of the output from the flip-flops. A better finite state machine 
should be implemented such that the states are the outputs of the flip-flops, especially if the 
outputs of the states are used to control asynchronous circuit. There are ways to implement 
fmite state machines in which the output comes directly from a flip-flop. A tool called 
BESTMAP from AT&T Bell Labs is capable of generating this ftnite state machine. The . 
' 
- .. 
outputs from the test access port controller control the operations of the. rest of the te,stlpgic. 
·, ·• J . 
{} 
Therefore, the spec,4 _of the test logic will be improved if the test access port controller 
design is optimized. 
In order to show different ways of implementing boundary-scan circuits on the 
buffers, the author uses four different types of buffers. Namely, the input buffer, output 
buffer, tri-statable output buffer and bidirectional buffer. All theses buffers are 
characterized in the AT&T 0.9 micron Standard Cells Library Data Book. 
The verification of the framework design was done in the following sequence: logic 
simulation, timing simulation and fa ult simulation. The process of logic simulation was not 
smooth. While running unit delay mode, glitches occi on the reset signal. Therefore, 
during some state transitions, the shift registers in the Instruction Register are 
asynchronously reset or preset to select the Device Identification Register to be connected 
between test data input pin TDI and test data output pin TOO. The way the author solved 
this problem is by running the circuit under multipl~ delay mode. Because of the 
significance of capacitance loa_dings now, the rise time and fall time of the signals are not 
as sharp. as before. Therefore, the glitches do not occur on the reset signal anymore. 
The timing simulation was done by running in full timing mode. The process is 
very time consuming. With 8041 vectors, the turnaround time for each run is 
.. approximately 1.5 to 2 days. The drive capability ("drivability") of a few signals in the 
design is not too good. Under worst case conditions, the test logic circuit is only.running 
at 19 Mhz. Since the main focus of this paper is not in designjng a high. speed test logic, 
. 
-
_ the author did not spend too much time to ,try to speed up the opera.ti.on. The set up and hold 
,,. 
. 
. time of the test mode select TMS signal is found··to be Ons and llns respectively. As 
melltioned,t~ore, the set up time is actually a negative value.. Since the set up time is 
usually SJ)CCifi~ as a positive value, therefore the set up plus hold time is I Ins. This kind ' 
. 
. of set up and hold time specifications was due to the longer delay of the clock. In order to 
achieve the set up plus hold time to be approximately lns (the set up+ hold time of a typical 
flip-flops in AT&T 0.9 micron Standard Cells Library), the delay of the test mode select 
TMS signal and the test clock TCK need to be the same. In this design, the test clock TCK 
has a much larger capacitance loadings. Therefore, one good way to improve the set up and 
hold time specifications is to improve the drivability of test clock TCK signal and delay the 
test modeselect TMS signal accordingly. The propagation delay of the test data output 
TOO signal is found to be 29ns. This delay can be improved by replacing the B0T10T 
output buffer with one that has a much higher drivability, for example, BOT06T. 
· However, buffers with higher drivability increase the power dissipation. 
The fault simulation was done by running the FSIM tool in MOTIS. The fault 
coverage is found to be 85%. A listing of ways to improve the fault coverage was 
mentioned in the previous chapter. The main reason why the test vectors generated from 
TAPDANCE did not give a 100% fault coverage is that some of the test logic are chip a 
dependent Without a specific chip in mind, a fault coverage of 100% is impossible. 
For most designers, the major concern of implementing the testability circuits is 
the extra pin counts. The basic features.include additional pins, test clock TCK, test data 
' input TOI, test mode selectTMS and test data output TDO (TRSTN is optional). Besides 
the additional pin counts, the test circuits require increases in chip area and·power. The 
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. 
. additional pins may require the chip designer to use a larger .package which. in turn 
increases the chip space. on the board. the increase in chip space is usually one of the 
objections from the board designers, who do not realize the benefit of having those 
testability features implemented in the chip. As for the chip designer, aside from the 
increase in areas due to the extra features in the chip, the additional grief of having to 
-understand the standard is usually the reason why the chip designer might oppose to the . 
idea of including testability features in the chip. The chip designer does not benefit much 
from implementing the test logic circuits, it is the board level designer who benefits the 
most. Once integrated circuit designers understand the JTAG Standard and can live with 
the extra pin counts and chip area, the board level designer can benefit tremendously. 
Basically, the conclusion is that the board level designers have to convince the integrated 
circuit designers to implement the testability circuit 
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